We present in this paper a method based on the structural characteristics of single-triggered HTs. Various structure templates are extracted from gate-level netlists, and a scoring approach and an ...

Abstract: The efficient implementation of adders in differential logic can be carried out using a new generate signal (N) presented in this paper. This signal enables iterative shared transistor ...