News

IEEE1d
Estimation of Bit and Frame Error Rates of Finite-Length Low-Density Parity-Check Codes on Binary Symmetric Channels - IEEE Xplore
A method for estimating the performance of low-density parity-check (LDPC) codes decoded by hard-decision iterative decoding algorithms on binary symmetric chan ...
World Scientific1d
Low-Power Hybrid 1-Bit Full-Adder Circuit for Energy Efficient Arithmetic Applications | Journal of Circuits, Systems and Computers - World Scientific Publishing Co Pte Ltd
References 1. S. Goel, A. Kumar and M. A. Bayoumi, Design of robust, energy-efficient full adders for deep-sub micrometer design using hybrid-CMOS logic style, IEEE Trans. Very Large Scale Integr.
C&EN2d
Conformational Changes of Poly(Maleic Anhydride-alt-styrene) Modified with Amino Acids in an Aqueous Medium and Their Effect on Cytocompatibility and Hemolytic Response | ACS ...
Conformational Changes of Poly(Maleic Anhydride-alt-styrene) Modified with Amino Acids in an Aqueous Medium and Their Effect on Cytocompatibility and Hemolytic Response Arianne Maine Departamento de ...
IEEE3d
A Low-Complexity Bit-Plane Entropy Coding and Rate Control for 3-D DWT Based Video Coding - IEEE Xplore
This paper is dedicated to fast video coding based on three-dimensional discrete wavelet transform. First, we propose a novel low-complexity bit-plane entropy coding of wavelet subbands based on ...