Abstract: A 1-GHz Razor FIR accelerator is implemented in a 65-nm CMOS process. Timing-error detection is implemented using Razor latches on critical paths. Real-time ...

In this article, we propose an error-driven active disturbance rejection control (ADRC) strategy that treats the internal uncertainty and external disturbance of the CR as a generalized disturbance ...