News
The PLBv46 to PCI Full Bridge design provides full bridge functionality between the Xilinx PLB and a 32-bit Revision 2.2 compliant Peripheral Component Interconnect (PCI) bus. The PCI32 core provides ...
Fully supports PCI bus specification 2.2 and PCI bridge specification 1.1. Designed for ASIC and PLD implementations. Fully static design with edge triggered flip-flops. Independent asynchronous PCI ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback