NMOS clamps with gate-assisted bipolar triggering are introduced offering low-leakage, area-efficient ESD protection solutions in a 40nm CMOS technology. Test chip results demonstrate >6kV PESD ...