The proposed phased-array transceiver is fabricated using a 65-nm CMOS process and packaged with wafer-level chip-scale package. It is configured in an area as small as 5 × 4.5 mm.

The proposed CORDIC-less digital polar transmitter demonstrates superior power added efficiency (PAE) and system efficiency (SE) for similar modulation signals. It also supports wider bandwidths ...